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I. INTRODUCTION 
As spacecraft designers use increasing numbers of 
commercial and emerging technology devices to meet stringent 
performance, as well as economic budgets and schedule 
requirements, ground-based testing of such devices for 
susceptibility to single event effects (SEE) has assumed ever 
greater importance. 
The studies discussed here were undertaken to establish the 
sensitivities of candidate spacecraft electronics to heavy ion 
and proton-induced single event upsets (SEU), single event 
latchup (SEL), and single event transient (SET). Note: For 
proton displacement damage (DD) and total ionizing dose 
(TID) results see a companion paper entitled "Recent Total 
Ionizing Dose and Displacement Damage Results for 
Candidate Spacecraft Electronics for NASA" by Cochran, et 
al. that is also being submitted to IEEE NSREC [ 11. 
11. TEST TECHNIQUES AND SETUP 
A. Test Facilities 
All SEE tests were performed between February 2004 and 
February 2005. Heavy Ion experiments were conducted at the 
Brookhaven National Laboratories' (BNL) Single Event Upset 
Test Facility (SEUTF) [2], at Texas A&M University 
Cyclotron (TAMU) [3], and at the Single-Event Effects Test 
Facility (SEETF) at the National Superconducting Cyclotron 
Laboratory (NSCL) at Michigan State University (MSU) [4]. 
The BNL SEUTF uses a twin Tandem Van De Graaf 
accelerator while the TAMU facility uses an 88'' Cyclotron. 
The NSCL MSU facility uses tandem K500 and K1200 
cyclotrons to deliver on target ions with energies up to 125 
MeV/n. All three facilities are suitable for providing a variety 
of ions over a range of energies for testing. At all facilities, test 
boards containing the device under test (DUT) were mounted 
in the test area. For heavy ions, the DUT was irradiated with 
ions with linear energy transfers (LETs) ranging from 0.59 to 
120 MeV*cm'/mg. Fluxes ranged from 1x10' to 5x10' 
particledcm' per second, depending on the device sensitivity. 
Representative ions used are listed in Table I. LETs between 
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the values listed were obtained by changing the angle of 
incidence of the ion beam on the DUT, thus changing the path 
length of the ion through the DUT and the "effective LET" of 
the ion [5]. Energies and LETS available varied slightly from 
one test date to another. 
Proton SEE tests were performed at the Indiana University 
Cyclotron Facility (IUCF) [6]. Proton test energies incident on 
the DUT are listed in Table 11. Proton SEE tests were 
performed in a manner similar to heavy ion exposures. 
However, because protons cause SEE via indirect ionization of 
recoil particles, results are parameterized in t e r n  of proton 
energy rather than LET. Because such proton-induced nuclear 
interactions are rare, proton tests also feature higher 
cumulative fluence and particle flux rates than do heavy-ion 
experiments. 
Laser SEE tests were performed at the pulsed laser facility 
at the Naval Research Laboratory ( N U )  [7] [8]. The laser 
light had a wavelength of 590 nm resulting in a skin depth 
(depth at which the light intensity decreased to l/e - or about 
37% - of its intensity at the surface) of 2 pm. A nominal pulse 
rate of 100 Hz was utilized. 
266-270 2.7-2.8 261 -267 
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9438 6.8 4440 
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Range in LET in Si, MeV-cm*/mg I Si,)Im I 
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I 
1 Incidence) I 
Facility 
Indiana University Cyclotron Facility (IUCF) 
~ ~ 7 9  I 305 I 36.9 I 38.7 
1127 I 321-370 I 59.7-60.1 I 31-34.3 
Particle 
Proton 54-197 
Particle Energy, (MeV) 
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I I tner y, ( e ) 
1 I 
f Ag'09 I 1634 I 38.5-44.2 I 96.8-156 I 
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tAu1971 1883-2247 I 53.9-85 I 100-155 I 
1.7 I 799 I * Nez0 I 515 I 
Laser: 590 nm, 1 ps pulse width, beam spot size -1.2 pm 
B. Test Method 
temperature and with nominal power supply voltages. 
I) SEE Testing - Heavy Ion: 
Depending on the DUT and the test objectives, one or 
more of three SEE test methods were used: 
Dynamic - the DUT was exercised continually while being 
exposed to the beam. The errors were counted, generally by 
comparing DUT output to an unirradiated reference device or 
other expected output. In some cases, the effects of clock 
speed or device modes were investigated. Results of such tests 
should be applied with caution because device modes and 
clock speed can affect SEE results. 
Static - the DUT was loaded prior to irradiation; data were 
retrieved and errors were counted after irradiation. 
Biased - the DUT was biased and clocked while ICC (power 
consumption) was monitored for SEL or other destructive 
effects. In some SEL tests, hctionality was also monitored. 
In SEE experiments, DUTs were monitored for soft errors, 
such as SEUs and for hard errors, such as SEL. Detailed 
descriptions of the types of errors observed are noted in the 
individual test results. [9] 
SET testing was performed using a high-speed oscilloscope. 
Individual criteria for SETS are specific to the device being 
tested. Please see the individual test reports for details. [9] 
Heavy ion SEE sensitivity experiments include 
measurement of the saturation cross sections and the Linear 
Energy Transfer threshold (LETh). The LET& is defined as the 
maximum LET value at which no effect was observed at an 
effect fluence of 1x10' particles/cm2. In the case where events 
are observed at lower fluences for the smallest LET tested, 
LET,,, will either be reported as less than the lowest measured 
LET or determined approximately as the LET* parameter fiom 
a Weibull fit. 
2) Pulsed Laser Facility Testing 
The DUT was mounted on an X-Y-Z stage in fiont of a 
1 OOx lens that produced a spot size of about 1.2 pm hll-width 
half-maximum (FWHM). The X-Y-Z stage could be moved in 
steps of 0.1 pm for accurate positioning of SEU sensitive 
regions in front of the focused beam An illuminator together 
with a charge coupled device (CCD) camera and monitor were 
used to image the area of interest, thereby facilitating accurate 
positioning of the device in the beam. The pulse energy was 
varied in a continuous manner using a polarizerhalf-waveplate 
combination and the energy was monitored by splitting off a 
portion of the beam and directing it at a calibrated energy 
meter. 
Unless otherwise noted, all tests were performed at room 
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111. TEST RESULTS OVERVIEW 
Abbreviations for principal investigators (PIS) are listed in 
TableIV, SEE test result categories are summarized in 
Table V, abbreviations and conventions are listed in Table VI, 
Device Category Abbreviations are listed in Table VII, SEE 
results are summarized in Table VIII, and SE: results are 
featured in Table IX. Unless otherwise noted, all LETS are in 
MeV*cm2/mg and all cross sections are in cm2/device. This 
paper is a summary of results. Complete test reports are 
available online at http://radhome.gsfc.nasa.gov [9]. 
Category 3: 
TABLE w: LIST OF PRINCIPAL INVESTIGATORS 
Principal Investigator (PI) I Abbreviation I 
Recommended for usage in some NASNGSFC 
spaceflight applications, but requires extensive 
mitigation techniques or hard failure recovery mode 
(may require latent damage screening) 
Ken LaBel 
Tim Oldham 
Christian Poive 
TABLE V: LIST OF CATEGORIES 
Following ground SEE irradiation, devices generally are 
categorized into “useability” categories for spacecraft interest. 
Recommendations for SEE are color coded according to the 
following kev: 
spaceflight applications, but may require mitigation 
technioues 
Category 4: 
RW: 
Not recommended for usage in any NASNGSFC 
spaceflight applications 
Research Test Vehicle - Please contact the P.I. 
before utilizing this device for spaceflight 
applications 
TABLE VI: ABBREVIATIONS AND CONVENTIONS: 
H = heavy ion test 
P =proton test (SEE) 
L = laser test 
LET = linear energy transfer (MeV*cm2/mg) 
LET& = linear energy transfer threshold (the maximum LET value at 
which no effect was observed at an effective fluence of 1x10’ 
particIes/cm*) 
SEE = single event effect 
SEU = single event upset 
SEL = single event latchup 
SET = single event transient 
SEFl = single event functional interrupt 
SEB = single event burnout 
SEGR = single event gate rupture 
SES = - single event snapback 
BERT = bit error rate test 
< = SEE observed at lowest tested LET 
> = No SEE observed at highest tested LET 
0 = cross section (cm2/device, unless specified as cm2/bit) 
OSAT = saturation cross section at LET,, (cm2/device, unless specified 
LDC = lot date code 
DUT = device under test 
P.I. =principal investigator 
Samp. = sample 
HI = Heavy Ion 
P = Proton 
ADC = analog to digital converter 
ALU =arithmetic logic unit 
ASIC = application specific integrated circuit 
BERT = bit error rate test or tester 
CCD = charge collection device 
CLB = configuration logic block 
CMOS = complementary metal oxide semiconductor 
DAC = digital to analog converter 
FET = field effect transistor 
FPGA = field programmable gate array 
LApE = NASA Institute of Advanced Microelectronics 
MSB = most significant bits 
NVM = non-volatile memory 
Op Amp = operational amplifier 
PROM = programmable read-only memory 
PWM =pulse width modulator 
RAM = random access memory 
SRAM = static random access memory 
SSPC = solid state power controller 
as cm2/bit) 
TABLE VII: DEVICE CATEGORY ABBREVIATIONS: 
P = Processor Component 
TC = Test chip 
M X  = Mixed Signal 
A = Analog 
M = Memory 
H = Hybrid 
L = Logic or 110 
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Iv.  TEST RESULTS AND DISCUSSION 
As in our past workshop compendia of GSFC test results, 
each DUT has a detailed test report available online at 
http://radhome.gsfc.nasa.gov [9] describing in further detail, 
test method, SEE conditions/parameters, test results, and 
graphs of data. This section contains a summary of testing 
performed on a selection of featured parts. 
I )  Virtex II Pro XC2VP7 FPGA porn Xilinx: 
The Xilinx Virtex-I1 Pro is a SRAM-based platform FPGA 
that embeds multiple microprocessors within the fabric. The 
FPGA used was the commercial Xilinx Virtex-I1 Pro 
XC2VP7-6FG456C device. This device includes a single 
embedded PowerPC processor, 4.4 million configuration bits, 
792 kl3 of BlockRAM, 8 RocketIOTM Multi-Gigabit 
Transceivers (MGT), 4 Digital Clock Managers (DCM), and 
44 dedicated 18x18 multipliers [32]. The package used will 
be the wire-bond 456-pin ball grid array (FG456). 
The objective of this coarse Single Event Effect (SEE) test 
was to determine the suitability of the commercial Virtex-I1 
Pro family for use in spaceflight applications. To this end, this 
test was primarily intended to determine any Single Event 
Latchup (SEL) susceptibilities for these devices. Secondly, 
this test was intended to measure the level of Single Event 
Upset (SEU) susceptibilities and in a general sense, where they 
occur. 
The coarse SEE test used a commercial-off-the-shelf 
(COTS) Virtex-I1 Pro evaluation board provided by Memec. 
This board is the Memec DS-KIT-2VP7FG456 (Fig. l), which 
contains one soldered FPGA along with external RAM, 
PROMS, RS-232 port, JTAG connectors, MGT drivers and 
connectors, oscillators, power converters, and various user 
switches. Also included with this board was a prototyping 
daughter card (DS-KIT-P 16O-PROTO), which was populated 
with RS-422 line drivers to generate discrete pulses that 
indicate detected upsets. The FPGA on this board is replaced 
with a delidded device and partially covered with a shield. 
During SEU testing, this shield was placed on the device to 
only expose certain portions of the logic, routing, 
configuration memory resources, MGTs, or PowerPC. 
The FPGA circuitry that underwent SEE testing included 
the following Virtex-I1 Pro functional elements: (a) the 
PowerPC processor, (b) MGTs, (c) BlockRAM, (d) dedicated 
multipliers, (e) CLBs, and (0 configuration RAM. These 
functional elements were tested using the combination of the 
BERT reference application and standalone test structures. 
The Xilinx Bit Error Rate Test (XBERT) reference 
application, which was modified to accommodate this board 
and test, tested the operation of the processor and the MGTs. 
For testing purposes, the MGT cables were hooked up in 
loopback (i.e. TX -> RX). This allows the transmitted pseudo- 
random data to be compared at the receiver, and detect any bit 
errors. 
The XBERT application consists of: (a) a FPGA image 
containing processor peripherals and MGT support circuitry, 
A, July 15,2005. 6 
(b) embedded software running on the PowerPC processor, 
and (c) user interface s o h a r e  running on a standalone PC. 
This PC communicates with the Memec board via a RS-232 
interface. Using this application, MGT upset events are 
observed as bit errors or link failures, which are displayed on 
the user interface log window. Processor errors are detected as 
software malfunctions, also indicated on the user interface log 
window (i.e., corrupted RS-232 communications, software 
hanging, etc.). 
Fig 1 .  Memec Development Board 
The BlockRAM, multipliers, configuration RAM, and CLBs 
were tested with a dedicated test structure. This test structure, 
which is depicted in Fig. 2, consists of dual sets of circuitry, 
with one set in the exposed area and the other in the shielded 
area. Both are driven with a pseudo-random data generator. 
The outputs of these sets of circuitry are then compared. If 
detected, the comparators generate error pulses indicating 
upsets in the exposed circuitry. 
This test structure can either be integrated with the BERT 
application, resulting in a single FPGA image, or programmed 
as a standalone function. During testing, this will enable the 
flexibility to isolate different hnctionality of the FPGA, or run 
all logic at once. By floorplanning the designs accordingly, 
different parts of the deviceldesign can be shielded to suppress 
any unwanted SEES. 
Two onboard oscillators were used by the FPGA to derive 
the internal clock fiequencies using DCMs. A 100 MHz 
oscillator was connected to one DCM that used this as a 
reference to supply the PowerPC with a 200 MHz clock and 
' 
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the FPGA fabric with a 50 MHz clock. The other DCM was 
connected to a 125 MHz oscillator, which controlled the MGT 
reference clock that derived the data rate. The MGTs were set 
to run at 2.5 Gbps. 
PRS Data Generator 
I I 
I I 
I c 
I . .  V I  
I 
Logic Block A Logic Block B 
I I 
I I 
I I 
I I 
I I 
I I 
1 I 
I I 
I I 
I I 
I I 
I i Error Comp Block I b RS-422 tOPC 
I 
I I 
I I 
I I 
I I 
I I 
I I 
‘ - - - - - - - - - - - - - - - - - - - - - - -J  
Fig 2. SEU Comparison Logic. 
a) Virtex I1 Pro XC2 VP7 - SEL Testing 
The main goal of the coarse SEE test for the Virtex-I1 Pro 
was to determine if the device will enter a latch-up state under 
radiation conditions. When testing at the cyclotron facilities at 
Texas A&M or Michigan State Universities, no destructive 
SEL event was observed to a LET of 53.9 MeV-cm’Img and a 
fluence of 10’ ions/cm2. 
During SEL testing, some interesting observations were 
made. While the device was irradiated the internal current 
(IccINT) slowly rises at a constant rate, which is a function of 
the radiation characteristics. The increased current is most 
likely the result of the configuration bits turning “on” causing 
internal bus contentions. However, once a current of - 3.4 A is 
reached, the current drops to 0 A, jumps back up to nominal, 
and then continues to ramp. It was determined that the device 
was being reprogrammed via on-board PROMS. 
As shown in Fig. 3, the current cycling is symmetric and the 
core voltage (VccmT) does not sag. An existing 40-pin remote- 
sensing power cable was extended with custom 12-inch fly- 
leads to accommodate the Memec board. Although not shown 
on the plot, due to the modified power delivery and 
measurement setup, VCClNT actually sagged at higher currents. 
VcclNT was falling below the minimum voltage required to 
properly power the device due to a small IR drop across the 
fly-lead extension. This caused a power-on reset (POR) 
sequence to occur in the FPGA. 
Cyclical Current Ramping 
Vcclnt -- lcclnt - 4 
- 3.5 - 
I* p 
3 -  i 
2 2.5 - 
E a 2 -  
-0.5 : 
0 100 200 300 
Time (seconds) 
Fig 3 .  Current Ramping Characteristic. 
b) Virtex I1 Pro XC2 VP7 - SEFI Testing 
The purpose of this testing phase was to document any 
observed event that would be classified as a Single Event 
Functional Interrupt (SEFI) such as a failure in a MGT link or 
’ the PowerPC log data getting corrupted, skipping instructions, 
or halting. The main objective was to focus on the PowerPC 
operation. For this case, the mask was used to approximately 
cover the PPC. Although the exact location of the PowerPC 
resources are unknown, the mask placement served as a rough 
estimate for initial testing purposes. 
Fig. 4. shows the SEFI data collected. When testing with the 
PowerPC core exposed, the flux of the beam was turned do& 
very low as the PPC was extremely sensitive. Therefore, 
collecting statistically significant SEFI data was very difficult 
and time consuming. 
c) Virtex II Pro XCZVP7 - Configuration Bit SEU Testing 
During the SEL testing, a configuration readback was 
performed after each run to determine the number of upset 
configuration bits. This was simply performed by clicking the 
‘Verify’ command in the Xilinx ISE 6.li iMPACT tool. This 
command counts the number of differences found in the 
configuration data. Fig. 5 shows the results of this data. Note 
that there are - 4.4 million configuration bits for this particular 
part. 
To make an attempt to account for the MGT configuration 
bits, a mask was placed on the FPGA to allow only four MGTs 
to be exposed. The cross section was reduced by 
approximately a factor of 10. This agrees with the fact that 
about 90% of the die was shielded from the radiation. 
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Fig 4. SEFI Cross Section. 
After each test run, the configuration bit errors were counted 
and the action required to reestablish the fhctionality of the 
device was documented. During SEL testing, over 400,000 
configuration bit errors (>lo%) were recorded twice and the 
JTAG link failed twice. Both types of occurrences were 
probably due to configuration errors in the JTAG circuitry. 
v) 
v) 
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Fig 5 .  Configuration Memory Bit-Error Cross Section. 
d) Viriex II Pro XC2 VP7 - MGT SEU Testing 
The goal of this test was to gather upset data on the MGTs. 
The data pattern used to drive the MGT transmit ports was a 
pseudo-random pattern of 1 +X6+X7. The MGTs were running 
at a date rate of 2.5 Gbps. The shield configuration used when 
testing for MGT SEES masked off the DUT except for the area 
containing one MGT, specifically MGT6 on the XC2VP7. 
For each run, the number of MGT bit errors was recorded. 
This data was extracted from the PowerPC log file. The run 
was terminated upon MGT link failure. Fig. 6 shows the cross 
section data collected with a Weibull fit to that data. The 
threshold LET was found to be about 0.1 MeV*cmz/mg and the 
saturation cross section was approximately 2.6 x 10” cm2. 
10-4 I I I I I I 
w- 
v 5
c .g 10-5 
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v) 
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5 10-6 y 
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10-7 I I I 1 I I 
0 5 10 15 20 25 30 
Effective LET (MeVwm2/mg) 
Fig 6 .  MGT Bit-Error Cross Section. 
e) Viriex I1 Pro XC2 VP7 - Summary 
The commercial-grade Virtex-I1 Pro did not enter a latch-up 
state during these tests. However, a preliminary conclusion is 
that the MGTs and embedded PowerPC have a high 
susceptibility to the heavy ion radiation since SEFIs occurred 
too quickly to collect substantial data. Due to the limitations 
on isolating the PowerPC with a shield configuration, new test 
methods need to be developed in order to gather more 
conclusive data on its operation. 
The Memec board was a good test bed for the coarse SEE 
test, however, in order to allow more flexibility for future tests, 
another board more suited for radiation testing is needed. [24] 
2) 28 VDC Solid State Power Controller RP2 IO00 series from 
DDC: 
The RP21000 series are 28VDC Solid State Power 
Controller (SSPC) rated from 2 through 25A. They are hybrid 
devices. Fig. 7 shows a picture of a de-lidded device. The 
SSPC uses five active integrated circuits that may be 
potentially sensitive to Single Event Effects (SEE). All the 
active components are located sufficiently far apart from one 
another that they cannot all be irradiated at the same time. Two 
different device areas were irradiated in order to check the 
SEE sensitivity of all active parts. Fig. 7 shows the two areas 
that were irradiated. The picture shows a 5A device 
(RP21005). All devices used the same control circuitry. The 
only difference is that they used a different number of power 
MOSFETs to draw the rated current. The 2A device 
(RP21002) only uses one transistor. The 5A devices use 2 
transistors, as shown in the figure. The 10A device (RP21010) 
uses four transistors. 
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output voltages were applied ranging from 22V to 40V, and 34 -# - 
29 - - 
2 24-  
& 
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+ 
different load conditions were applied ranging from 10% to 
100% of maximum load. In the off state, two different 
voltages, 40V and 50V, were applied to the device output. 
40V corresponds to the maximum recommended value, and 
The output of the DUT was monitored with an oscilloscope. 
As soon as the DUT output exceeded a given trigger level set 
below the nominal value, the resulting waveform, termed a 
stored on a PC. 
50V corresponds to the absolute maximum rating. - 24 1 9 -  
5 9 -  SET, was captured on the oscilloscope and subsequently 
4 -  
No SEE was observed when the area 2 was irradiated up to 
9 
turned off, the control input should go back to the low level 
shows a typical transient at the device output. Fig 9 shows an 
SET down to lowest test LET of 2.8 MeV*cmz/mg. The SET 
cross section at the maximum tested LET is about IxlO-' 
10-2 3 
and then to the high level to turn the switch on again. Fig 8 
example where the switch was turned off and needs a control 
input command to be turned back on. The device is sensitive to 
- 
.- 10.3 
5 
-0 
$ 10"; 
v 
c 
0 cm2/device. Fig 10 shows the SET cross section curve. No 
destructive condition was observed up to the maximum tested 
LET of 77 MeV*cm2/mg in the on mode. In the off mode, 
"0 10-5: 
2 
v) 
destructive conditions, output power MOSFET Single Event 
Burnout (SEB), were observed down to a LET of 29.9 
MeV*cm'/mg. [ 191 I 0-7 
g 10-6: 
G 
:t 
I I I I I I I I 
0 10 20 30 40 50 60 70 80 90 
Effective LET (MeV*cm*/mg) 
Fig. 10. SET cross section curve. 
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V. SUMMARY 
We have presented recent data from SEE on a variety of mainly commercial 
devices. It is the authors' recommendation that this data be used with 
caution. We also highly recommend that lot testing be performed on any 
suspect or commercial device. 
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